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Abstract—This work presents design and full implementation
of a fast switchable and band-tunable 5 - 7.5 GHz low noise
amplifier (LNA) in a 45 nm CMOS SOI technology. The target
application are wake-up receivers that employ aggressive duty
cycling. Based on a cascode topology, the LNA utilizes a trans-
former for its 50Ω input matching as well as a balun with a
capacitor bank to realize 8 digitally selectable bands. According
to measurement results, the fabricated LNA exhibits a voltage
gain of 18 - 21 dB while drawing a current of merely 2.2 mA from
a 1 V supply. At all the 8 bands from 5 to 7.5 GHz, the input
reflection coefficient lies below -8 dB, and the noise figure ranges
from 7.8 to 6.2 dB. The LNA is able to settle in less than 9.5 ns
until the output signal reaches 90 % of its steady state amplitude.
Index Terms—Low noise amplifier, wake-up receiver, 45 nm
CMOS SOI, tunable circuit, fast switching
I. INTRODUCTION
Energy availability is a major constraint in modern wireless
sensor networks (WSN). Since radios are the most power-
hungry components of a WSN, reduction of their power
consumption can contribute to a dramatic decrease of the
energy loss. One effective technique to reduce the radio’s
energy consumption is to use an ultra-low power wake-up
receiver (WuRX) that detects short wake-up signals on its
communication channel and wake up the main radio when the
signals arrive. Otherwise, the main radio sleeps and consumes
zero power. The WuRX’s ultra-low power consumption is real-
ized by aggressive duty cycling with a duty cycle < 0.1 % [1].
Our project aims to design and implement a multi-standard
WuRX between 5 to 7.5 GHz. Fig. 1 illustrates the WuRX’s
basic structure. The aggressive duty cycling used requires the
WuRX’s each component to be turned on/off and to settle
within a small on-time. Here the first step undertaken which
will be presented in this work is design and implementation of
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Fig. 1. Simplified block diagramm of the wake-up receiver
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Fig. 2. Simplified schematic view of the designed LNA
an LNA for the WuRX. According to design specifications, the
LNA should operate between 5 to 7.5 GHz with a low noise
figure (NF) < 7 dB, a low DC power (PDC) < 2.5 mW and a
high voltage gain (GV) > 18 dB. Here, since settling time (TS)
determines the on-time of the LNA and thus the duty cycle, a
short TS of < 15 ns is required for this work.
II. LNA DESIGN
Shown in Fig. 2, based on a single-stage cascode circuit, the
designed LNA contains a transformer-based input matching
network, an on/off switching unit and a LC-tank balun as its
band selection unit. Table I summerizes the main component
values for the LNA in Fig. 2. To achieve an insight into the
LNA’s work principle at its on-state, we first build a simplified
small signal equivalent circuit (SSEC), as is shown in Fig. 3.
A. Input Matching
The input matching network is comprised by the capacitor
C1 and the transformer that consists of the coils L1 and L2.
TABLE I
SUMMARY OF MAIN COMPONENT VALUES FOR THE LNA
Transistor N1,2 N3 N4,5 N5,6 N7 P1,2
W/L /µm 15/0.04 1.5/0.04 10/0.04 15/0.04 26/0.04 20/0.04
Inductor L1 L2 M12 L3 L4 M34
/ nH 2 - 2.6 0.8 - 1.2 0.75 1 - 1.3 1 - 1.3 0.8
Capacitor C1 C2 C3 C4 C5 C6
/ fF 530 480 50 60 120 210
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Fig. 3. Simplified SSEC of the LNA at its on-state
This network not only provides the LNA with a single-ended
50 Ω matching to the antenna, but also avoids large off-chip
inductors. The decoupling capacitor C2 is used to isolate the
DC biasing voltage of VDD/2 generated by the nMOS transistor
N3 and the resistor R1 of 1.25 kΩ.
Based on the SSEC in Fig. 3 and with an assumption that the
drain-source resistance of N1,2 (ro) as well as the impedance
of the resonating LC-tank (ZLC) are large, so that they are
here considered as open, the LNA’s input impedance Zin can
be analytically expressed as the following:
Zin =
1
sC1
+
s2(L1L2 −M122)(gm + sCGS) + sL1
s2CGS(L1 + M12) + s(L2 + M12)(gm + sCGS) + 1
(1)
Here we obtain a good agreement for the magnitude of Zin
(Zin) simulated with the same parameter values using Eq. (1),
the SSEC in Fig. 3 and the schematic in Fig. 2 respectively, as
is shown in Fig. 4. Then, after a careful analysis of the Zin’s
expression similar to the means in [2] and [3], we come to
conclude, to obtain a real part of 50 Ω for Zin, values of L1 and
L2 must fullfil the condition L1 > L2. Moreover, C1 is needed
to compensate imaginery part of Zin to zero. Note although
the input matching network used here is orignally exploited
for the narrow-band matching in [2] and [3], according to
our simulation results, we find out it is applicable for our
wide-band matching within the band from 5 to 7.5 GHz if the
matching point (S11,min) is set to around 5.8 GHz with the value
smaller than -18 dB. Furthermore, many efforts were laid to
design the transformer for a relatively large and constant Q
factor and mutual inductance M12 of both the coils L1 and
L2. Finally, the post-layout simulated S11 is demonstrated in
Fig. 5, which shows a good matching in the 8 required bands.
B. Band Selection
The tunable LC-tank load composed of the coils L3,4 and
the capacitor bank C3,4,5,6 forms the LNA’s differential output.
To achieve a direct understanding on how the LC-tank impacts
the LNA’s band without much analysis complexity, here we
ignore the input matching network, and the LNA’s voltage gain
Gv = (VOP-VON)/VIN can be simplified into:
Gv = 2gm
2(ro|| ro + ZLC
1 + gmro
)(ro||ZLC) (2)
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Fig. 4. Comparision of Zin and GV simulated with the same parameter values
using schematic in Fig. 2, SSEC in Fig. 3 and Eq. (1) to (4), respectively.
Eq. (2) reveals a band-pass characteristic of the LNA due to the
proposed LC-tank, which is essential to our need. Meanwhile,
from the SSEC of the tunable LC-tank also shown in Fig. 3,
we derived the analytical expression for ZLC. When the LC-
tank resonates, we obtain the resonance frequency f0 from the
condition Im(ZLC) = 0:
f0 =
1
2pi
√
1
(L3 + L4 + 2M34)CD
(1− CD(R3 + R4)
2
L3 + L4 + 2M34
)
(3)
where CD, L3,4, M34 and R3,4 represent the capacitance of the
LC-tank, the self-inductance, mutual inductance and parasitic
resistance of the two coils that form the balun. In order to
change f0 and thus have different bands, we build the capactor
bank composed by C3,4,5,6 to digitally tune CD with:
CD = CL + C3 +
1
2
(VAC4 + VBC5 + VCC6) (4)
where VA,B,C are digital signals and can be either 1 or 0,
thus providing the LNA with 8 selectable pass bands. Here
an additional parameter CL with a value of 50 fF is used to
model the impedance of the mixer’s RF port. Meanwhile,
a center-tapped octagon symmetrical differential inductor is
implemented to realize the inductances L3,4 and mutual in-
ductance M34. Finally, values of C3,4,5,6 are chosen, so that
the -3 dB bandwidth of every band can cover each other and
that over the whole band of 5-9 GHz, GV can be > 20 dB.
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Fig. 5. Post-layout simulated LNA’s GV and S11
To proof the correctness of Eq. (2) to (4), we also compared
GV obtained using these equations, the SSEC in Fig. 3, and
the schematic in Fig. 2, respectively, which is shown in Fig. 4.
Finally, Fig. 5 plots the post-layout simulated 8 GV-versus-
frequency relations.
C. On/Off Switching
The off and on switching of the LNA is realized by the
MOS transistors N4,5 and P1,2. In the off-switching case, a high
level of VEN turns N4,5 on and P1,2 off. Thus, the gate potential
of N1,2 are pulled down to ground, turning them completely
off. Meanwhile, P1 cuts off the current flowing from VDD to
ground. After the off-switching, the LNA sleeps. In the on-
switching case, a low level of VEN switches N4,5 off and turns
P1,2 on. Therefore, the bias voltage for N1 generated by R2
and N3, namely VDD/2, as well as the bias voltage for N2,
namely VDD, are provided, which wakes up the LNA.
The settling time of the LNA depends mainly on how fast
the bias voltages for N1,2 can be fully loaded to their gates.
As C2 is connected to the gate of N1, the time to charge C2,
reflected by the time constant factor τ = R2C2, dominates the
settling time of the whole LNA. However, both R2 and C2
cannot be arbitrarily small, since they have a direct influence
on the input matching, GV and NF. Here, a trade-off with the
result R2 = 7 kΩ and C2 = 0.48 pF has been made so that the
LNA can have a fast settling time and relatively high gain and
a moderate NF.
In addition, we connect a large capacitor C7 of 4 pF parallel
to R1 of 1.25 kΩ. C7 stores the charge from VDD in the sleep
mode and, as the on-switching starts, it holds the gate potential
of N3 shortly to VDD. This accelerates the on-switching of P1
and N3, thus enhancing the building up of the charging path for
C2. According to simulation results, the LNA’s on-switching
time of can be reduced by 2 ns thanks to C7.
D. Output Buffer
For the purpose of the characterization of the LNA, an
output buffer that consists of two cascaded differential pairs
is designed which mimics the 50 fF input impedance of the
mixer, and also offers a 50 Ω output for 50 Ω input measure-
ment tools. According to simulation results, this buffer that
draws a DC current of 21 mA from another supply (VCC =
1.6 V) has a voltage gain of 0 dB at the band from 5 to 10 GHz.
III. EXPERIMENTAL RESULTS
Fig. 6 shows the photograph of the LNA together with
its output buffer manufactured in the Globalfoundries’ 45 nm
CMOS SOI technology with a metal stack option of 11 metal
layers. The size of the chip core without pads and wiring
is 220µm x 420µm. The LNA excluding the output buffer
consumes 2.2 mA from a 1 V supply.
A. Characterization Of Wake-up Time
Fig. 7 shows the measurement setup to characterize the time
response of the LNA. We used a signal generator Agilent
E8257D PSG 60 GHz to output RF signals for the LNA’s RF
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Fig. 6. Chip photograph of the fabricated LNA
input VIN, and another signal generator Keysight 33600A to
output a square wave which modeled the on/off signal for the
LNA. With a power divider and two identical cables, the gen-
erated square wave was split into two equal signals. One was
applied to the LNA’s negative enable pin VEN, while the other
one triggered a sampling oscilloscope Tektronix DSA8300.
Channel C1, C2 and C3 of the oscilloscope measured and
saved the data of VEN, VON and VOP.
For this test, a 20 MHz square wave was sent to the LNA’s
input VEN, and a 5.5 GHz sine wave with a power of -35 dBm
to VIN. Fig. 8 shows the time trace of the LNA’s VEN and
its differential output VON - VOP registered in the oscilloscope.
To make a fair comparision, here we use the definition of
the term wake-up time in [2] for our characterization, which
is the time from the moment when VEN is applied until that
when the RF output reaches 90 % of its steady state amplitude.
From Fig. 8, a time slot of 12 ns can be observed, which,
however, contains the delay time the LNA’s output signal took
to travel from the LNA’s output pin to the oscilloscope. Since
the distance between the LNA’s output to the chip’s pads VON
and VOP is of around 600µm, we only measured and excluded
the delay caused by the cable between the chip’s pads and the
oscilloscope, which is 2.5 ns. Thus, a wake-up time of 9.5 ns
for the LNA is obtained.
B. Characterization Of S-Parameter and Noise Figure
With a 4-port vector analyzer Rohde&Schwarz ZVA-67 at
-30 dBm input power, we obtained the S-parameters for the
LNA’s input VIN and outputs VON and VOP. The LNA’s voltage
gain GV can be derived from the relation GV = S31 (or S21) +
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Fig. 7. Measurement setup to characterize the LNA’s transient behavior
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Fig. 8. Measured LNA output with VEN being applied
6 dB. Fig. 9 shows the measured S11 and GV of the LNA. It can
be seen that the measured S11 is smaller than -8 dB between
5 to 7.5 GHz. Although it is 4 dB higher than its simulated
counterpart, it sastifies the design specification. Still, despite
of a decrease of GV by approximately 4 dB at all the eight
bands compared to the simulated results, GV,max at the center
frequency of each band is greater than 18 dB which meets the
specification. At last, we measured the NF of the LNA using
a signal analyzer Rhode&Schwarz FSW-67. Fig. 10 shows the
results. A minimal NF at the center frequency of each band
ranges from 7.8 to 6.2 dB.
IV. CONCLUSION
A cascode LNA using an integrated transformer as its input
matching network as well as an integrated LC balun as its
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Fig. 9. Measured LNA’s GV and S11
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Fig. 10. Measured LNA’s noise figure
band tuning unit was fully implemented in a 45 nm CMOS SOI
technology. A trade-off between power consumption, wake-up
time, gain, band and noise figure was made with a result of
a very fast settling time, a high gain and a moderate noise
figure. The performance of the LNA and comparision with
prior works are summerized in Table II. In general, this LNA
is competetive to the state-of-the-art LNAs. Specifically, this
LNA achieves a remarkably short settling time of < 9.5 ns.
Although the LNA in [4] has the fastest on-switching time of
1.3 ns ever reported in literature, during sleep mode, it still
consumes a power of 0.8 mW. This is a critical drawback
making the LNA in [4] neither applicable for WuRXs, nor
comparable to this work.
With an on-time of 20 ns and at the mode of the aggressive
duty cycling with a duty cycle of 0.1%, which corresponds
to a data rate of 10 kbit/s, the LNA can achieve an ultra-low
power consumption of 2.2µW.
TABLE II
COMPARISION WITH STATE OF THE ART
This work [2] [3] [4] [5]
Technology 45 nm 130 nm 28 nm 130 nm 45 nmCMOS SOI BiCMOS CMOS CMOS CMOS
Settling 9.5 32 - 1.3 -Time / ns
PDC / mW 2.2 1.85 5 18 5.3
Power /µW 2.2 1.85 5000 817 5300TD=0.1%
f / GHz 5-7.5 2.4 2.0 1-10.6 2.8-10
Gv / dB 18-21 20 24 16 14.2
NF / dB 6.2-7.8 3.3 1.9 3.9 5.1-6.3
S11 / dB -8 -18 -22 - -10
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